



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/709,205

04/21/2004

Henry A. Bonges III

FIS920040088US1

3204

32074

7590

12/11/2006

INTERNATIONAL BUSINESS MACHINES CORPORATION

DEPT. 18G

BLDG. 300-482

2070 ROUTE 52

HOPEWELL JUNCTION, NY 12533

EXAMINER

ROSSOSHEK, YELENA

ART UNIT

PAPER NUMBER

2825

DATE MAILED: 12/11/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

10/709,205

Applicant(s)

BONGES ET AL.

Examiner

Helen Rossoshek

Art Unit

2825

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 22 September 2006.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-21 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☒ Claim(s) 16-20 is/are allowed.
- 6) ☒ Claim(s) 1,2,4-15 and 21 is/are rejected.
- 7) ☒ Claim(s) 3 is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☐ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO/SB/08)
Paper No(s)/Mail Date _____.
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____.
- 5) ☐ Notice of Informal Patent Application
- 6) ☐ Other: _____.

DETAILED ACTION

1. This office Action is in response to the Application 10/709,205 filed 04/21/2004 and amendment filed 09/22/2006.

2. Claims 1-21 are pending in the Application. Claim 21 has been added to the Application.

3. Applicant's arguments have been fully considered but they are not persuasive.

Claim Rejections - 35 USC § 112

4. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

5. Claims 1-15, 21 are rejected under 35 U.S.C. 112, second paragraph, as being incomplete for omitting essential elements, such omission amounting to a gap between the elements. See MPEP § 2172.01. The omitted elements are: first limitation of claims 1, 14, 21 is formulated unclear: what is "least enclosing rectangle enclosing a conductor region shape" and how it's related to "contact shapes" and where this shapes are located? For examination purposes Examiner considers that all shapes representing the components of the integrated circuit layout are in rectangular shapes.

Claim Rejections - 35 USC § 102

6. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

7. Claims 1-2, 4-13 are rejected under 35 U.S.C. 102(b) as being anticipated by Bhat et al. ("Special Purpose Architecture for Accelerating Bitmap DRC", 25-29 June 1989, Design Automation, 26th Conference on, Pages:674 – 677).

With respect to claim 1 Bhat et al. teaches a method of performing latch up check on an integrated circuit (IC) design (within performing design rule check specifically for width and space checking on design integrated circuit) (abstract, Page 674) comprising the steps of: computing a combined least enclosing rectangle enclosing a conductor region shape and contact shapes (by determining rectangular geometries in the layout of the design IC) (Page 674, left column); rasterizing the conductor region shape and the contact shapes (using rasterized layout as a bitmap pattern, such as pixel array) (Page 674, left column); iteratively expanding the contact shapes within the conductor region shape using a cellular algorithm (within a window flexible in size using a concept of shrink/expand instructions iteratively processing rectangular geometries using cellular algorithm as manipulating with grid of cells (pixels) in subsections or windows (contact shapes) with very small instruction set) (Page 674, left, right columns); generating shapes representing an unreachable area of the conductor region shape (using algorithm for design rule check (DRC) for generating the check layer for checking rule violations in four directions – horizontal (left to right), vertical (top to bottom), along the 45° direction (top to bottom) and along the 135° direction (top to bottom) including spacing checks based on bitmap layout (Page 675, left column); and checking the shapes representing the unreachable area of the conductor region shape against junction shapes in the design (within generating check layer and performing layout

Art Unit: 2825

analysis for determining space rule violation as shown on the Fig. 3.1 representing check layer) (Page 675, left column), and reporting to a designer any junction shapes which intersect the **unreachable area as errors** within generating the error layer as shown on the Fig. 3.2 containing error positions corresponding to the direction in which checking was performed showing 1's for error and 0's for no error (Page 675, left and right columns), which is obtaining error locations (unreachable areas) (Page 675, right column).

With respect to claims 2-13 Bhat et al. teaches:

Claim 2: including the steps of: representing the contact shapes as cells in a byte array (as shown on the Fig. 2.1 depicting a bitmap representation of a single layer in the layout polygons as a array of pixels) (Page 674, right column); and exploring the conductor region shape by expanding the conductor region shape into neighboring cells of the byte array (within window processor architecture for implementation of rasterized layout shown on the Fig. 2.1 using shrink/expand instructions to perform DRC design IC) (Page 674, left column);

Claim 4: further including the step of restricting the number of directions in which a cell can expand (associating the number of directions for expanding with the number of directions of checking cells on the check layer) (Page 675, left column);

Claim 5: further including the step of creating a 2-dimensional byte array of sufficient size to rasterize the enclosing rectangle at a resolution of "l" (within the widow processor across the entire layout checking if the bitmap pattern within the window is valid, and each pixel of the bitmap is processed n^2 for a window of size $n \times n$) (Page

674, left column), wherein the width and height of each cell in the array corresponds to the value "1" (within each pixel as elementary square having length and width = λ , where λ is the unit in which the design rules are expressed) (Page 674, right column);

Claim 6: including the step of initializing each cell of the byte array to a first code representing an empty cell (within white pixels (empty) if it does not describe any layout polygon) (Page 674, right column);

Claim 7: further including the step of converting the least enclosing rectangle to raster format in the byte array by inserting a second code into each cell intersected by an edge of the rectangle shape (within black pixels which form a part of region within any layout polygon) (Page 674, right column);

Claim 8: further comprising the step of converting the conductor region shape to raster format in the byte array by inserting a third code into each cell intersected by an edge of the conductor region shape (within edge pixels, which are black pixels and form the polygon boundary) (Page 674, right column);

Claim 9: further comprising the steps of: converting the contact shapes to raster format in the byte array by inserting a fourth code into each cell intersected by an edge of a contact shape (within generating a concave corner pixels showing two edges forming a part of a layout polygon boundary and convex corner pixels showing no edges forming a part of a polygon boundary) (Page 674, right column; Page 675, right column); and recording the address of each of these cells in a frontier list (within a cell shown on the Fig. 4.1, which is one of components of the processing elements

construing design rule checker chip, wherein cell contain a register for storing bitmap data of each pixel including neighbor information) (Page 676, left column);

Claim 10: further comprising the step of establishing a maximum distance to be searched (within limited of the length of the maximum rule that can be checked, and is 4 λ) (Page 675, right column; Page 676, right column);

Claim 11: further comprising the steps of: expanding the contact shapes by traversing the frontier list one cell at a time and examining the cell's neighbor cells as to whether they are empty or not (within shrink/expand operations, which involves checking the neighbor pixels and determining if they empty (white), making the pixel under checking is made white with the consideration of the length of the maximum rule using the register of the cells shown on the Fig. 4.1 for storing bitmap data including neighbor information for use during shrink/expand operations) (Page 675, right column; Page 676, left column); inserting a fifth into the neighbor cell and recording its location in a new frontier list if a neighbor cell is empty (within checking the neighbor pixels and determining if they empty (white), making the pixel under checking is made white) (Page 675, right column); and not expanding into it if a neighbor cell is not empty (using rule aligners to generate control signals for plane modules shown on the Fig. 4.1, necessary hardware to combine neighbor information for use shrink/expand operations) (Page 676, left column);

Claim 12: further comprising the steps of: expanding cells which are recorded in the new frontier list (within shrink/expand operations, which involves checking the neighbor pixels and determining if they empty (white), making the pixel under checking

is made white with the consideration of the length of the maximum rule using the register of the cells shown on the Fig. 4.1 for storing bitmap data including neighbor information for use during shrink/expand operations, wherein iteration is available up to 4 times) (Page 675, right column; Page 676, left column; Page 674, right column); and inserting a fifth code into the neighbor cell and recording its location in the new frontier list if a neighbor cell is empty (within checking the neighbor pixels and determining if they empty (white), making the pixel under checking is made white, wherein iteration is available up to 4 times) (Page 675, right column; Page 674, right column); and not expanding into it if a neighbor cell is not empty (using rule aligners to generate control signals for plane modules shown on the Fig. 4.1, necessary hardware to combine neighbor information for use shrink/expand operations, wherein iteration is available up to 4 times) (Page 676, left column; Page 674, right column);

Claim 13: further comprising the steps of: continuing to expand cells by traversing the new frontier list one cell at a time, and examining the cell's neighbor cells (within iteration which is available: up to 4 times) (Page 674, right column); and inserting a sixth code into the cell, and record its location in a third frontier list if a neighbor cell is empty (within 'A' register to store bitmap data of pixels after shrink/expand operations) (Page 675, left column).

Allowable Subject Matter

8. Claims 16-20 are allowed. The prior art of record does not teach extracting unreachable areas of the conductor region shape by detecting chains of unreachable cells; converting unreachable areas into shapes, and returning these shapes as

Art Unit: 2825

unreachable areas in the vector domain; checking the unreachable areas against junction shapes in the design and flagging any junction shapes which intersect the unreachable areas as errors as claimed.

9. Claims 14, 15 and 21 have allowable subject matter similar to aforementioned claims 16-20. Claims 14, 15 and 21 might be allowed after they overcome rejection under 35 USC § 112 second paragraph.

10. Claim 3 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. The prior art of record does not teach the step of periodically skipping expanding corner cells of the contact shapes as claimed.

Remarks

11. In the Remarks Applicants argue in substance:

a) Bhat does not teach or suggest checking for latch-up.

b) In addition Bhat does not teach or suggest determining reachability or distance within a polygon.

c) Further Bhat does not or suggest, iterative expansion within a grid of pixels

d) Further Bhat does not teach or suggest generating shapes representing an unreachable area

12. Examiner respectfully disagrees for the following reasons:

As to a) Bhat teaches performing **design rule check**, specifically for **width and space** checking on design integrated circuit (Page 674, right column, abstract).

Moreover Specification of the instant Application in the paragraph [0026] describes latch up check as design rule checking. Therefore Bhat teaches checking for latch-up.

As to b) Bhat teaches restricting the layout of the integrated circuit to **rectangular geometries** (Page 674, left column) during performance of the design rule checking including algorithm for **computing width and space checking** (Page 674, right column). It has to be noted that "determining reachability or distance within a polygon" is irrelevant to claim's limitation language, additionally, this limitation is under rejection under 35 USC § 112 second paragraph now. Therefore Bhat teaches Examiner's interpretation of this limitation.

As to c) Bhat teaches algorithm to generate the check layers using rasterized layout restricted to rectangular geometries where each pixel in the grid supplies information to five of its neighbors as shown on the Figs. 2.1 and 3.1 (Page 675, left column), wherein DRC is performed by means shrink/expand instructions.

As to d) Bhat teaches within generating check layer and performing layout analysis for determining **space rule** violation as shown on the Fig. 3.1, wherein error locations (unreachable areas) are obtained (Page 675, right column).

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Helen Rossoshek whose telephone number is 571-272-1905. The examiner can normally be reached on 7:30-4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Jack Chiang can be reached on 571-272-7483. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Helen Rossoshek
Examiner
Art Unit 2825

Thuan Do
THUAN DO
Primary Examiner
12/05/06